PTO 97-4576

METHOD FOR SEPARATING AND FORMING ELEMENTS
OF SEMICONDUCTOR DEVICE
[Handotai Sochi No Shoshi Bunri Keisei Hoho]
Suguru Hosaka

UNITED STATES PATENT AND TRADEMARK OFFICE Washington, D.C. August, 1997

Translated by: Schreiber Translations, Inc.

<u>Country</u> : Japan

<u>Document No.</u> : 63-271956

<u>Document type</u> : Kokai

<u>Language</u> : Japanese

<u>Inventor</u> : Suguru Hosaka

<u>Applicant</u>: Seiko Denshi K.K.

<u>IPC</u> : H 01 L 21/76

21/94

<u>Application date</u> : April 28, 1987

<u>Publication date</u> : November 9, 1988

Foreign Language Title : Handotai Sochi No Shoshi Bunri

Keisei Hoho

English Title : METHOD FOR SEPARATING AND FORMING

ELEMENTS OF SEMICONDUCTOR DEVICE

1. <u>Title of the Invention</u>: METHOD FOR SEPARATING AND FORMING ELEMENTS OF SEMICONDUCTOR DEVICE

2. Claims

A method for separating and forming elements of a semiconductor device characterized by the fact that it includes a process for forming an insulating film on the surface of a semiconductor, a process for forming a polycrystalline silicon film on the above-mentioned insulating film, a process for forming a first silicon nitride film on the above-mentioned polycrystalline silicon film, a process for selectively etching the above-mentioned first silicon nitride film, the abovementioned polycrystalline silicon film, the above-mentioned insulating film, and a semiconductor substrate, a process for laminating a second silicon nitride film, a process for anisotropicaly etching the above-mentioned second silicon nitride film and forming a spacer of the above-mentioned second silicon nitride film at the side wall of the above-mentioned polycrystalline silicon film, a process for oxidizing an area, which is not covered with the polycrystalline silicon film, using the above-mentioned polycrystalline silicon film separated from the above-mentioned first silicon nitride film and the abovementioned second silicon nitride film as an oxidizing mask, and a

¹Numbers in the margin indicate pagination in the foreign text.

process for forming an area covered with the oxide film and an area, which is not covered with the oxide film, by sequentially removing the oxide film on the above-mentioned first and second silicon nitride films, the above-mentioned first and second silicon nitride film, the above-mentioned polycrystalline silicon film, and the above-mentioned insulating film.

- 2. The method for separating and forming elements of a semiconductor device of Claim 1 characterized by the fact that the semiconductor is silicon.
- 3. The method for separating and forming elements of a semiconductor device of Claim 1 characterized by the fact that the insulating film being formed on the semiconductor surface is a silicon nitride film of 30-1000 Å.
- 4. The method for separating and forming elements of a semiconductor device of Claim 1 characterized by the fact that the polycrystalline silicon film has a film thickness of 300-6000 Å.
- 5. The method for separating and forming elements of a semiconductor device of Claim 1 characterized by the fact that the thickness of the first silicon nitride film is 300-2000 Å.
- 6. The method for separating and forming elements of a semiconductor device of Claim 1 characterized by the fact that the amount of semiconductor substrate etched is in a range of 0.4-0.6 of the thickness of an oxide film for separating elements.
 - 7. The method for separating and forming elements of a

/2

semiconductor device of Claim 1 characterized by the fact that the thickness of the second silicon nitride film is 300-3000 Å.

3. Detailed explanation of the invention

(Industrial application fields of the invention)

The present invention pertains to a method for separating and forming elements of a semiconductor device.

(Outline of the invention)

The present invention pertains to a method for separating and forming elements without a small buzz peak and little defects. After a thin oxide film is formed on the surface of a semiconductor, a polycrystalline silicon film is deposited, and a silicon nitride film is laminated. Next, the silicon nitride film, polycrystalline silicon film, silicon oxide film, and semiconductor substrate of the part being a future element separating area are selectively etched.

Next, a silicon nitride film is laminated, and the silicon nitride film is anisotropically etched using an anisotropic etching method such as reactive dry etching, and the silicon oxide film is made to remain at the side wall and the upper part of the polycrystalline silicon film. Then, the silicon nitride film of the other areas is completely removed. Using the polycrystalline silicon film covered with the silicon nitride film as a mask, the area having no polycrystalline silicon film is oxidized, and an element separating area is formed. Next, the nitride film, polycrystalline silicon film, and oxide film

existing at the part being an active area are sequentially removed.

Thus, the element separating area covered with a thick oxide film and the active area, to which the semiconductor surface is exposed, are formed. Thereafter, semiconductor elements are prepared in the active area.

(Prior art)

In the element separation of the semiconductor elements, a selective oxidizing method (LOCOS method) has been used. LOCOS method is as follows. As shown in Figure 3(a), a semiconductor surface 11 of silicon, etc., is oxidized, and a relaxing silicon oxide film 12 for relaxing a stress being generated during the selective oxidation is formed. Furthermore, a silicon nitride film 13 as a material for an oxidation mask during the selective oxidation is laminated by a CVD method. Next, as shown in Figure 2(b), a resist 14 is formed in a desired shape using a photoetching method, and using the resist 14 as a mask, the silicon oxide film 13 is etched. Furthermore, if oxidation is carried out as shown in Figure 2(c), the area having no silicon oxide film is oxidized, and a thick oxide film 15 for an element separation is formed. On the other hand, the area, which is not covered with the silicon nitride film 13, is not oxidized. Next, as shown in Figure 2(d), an element separating area 16 and an active area 17 are formed by sequentially removing the silicon nitride film and the relaxing silicon oxide film. Then, semiconductor elements are formed in the active area 17.

(Problem to be solved by the invention)

In the conventional LOCOS method, as shown in Figure 2(d), the oxide film with a length of l is stretched in a slender shape from the boundary of the element separating area to the active area, so that the active area is narrowed (this is called a buzz peak). The length 1 of the buzz peak depends on oxidation conditions, etc., however it is usually 0.5 μm or more. element molecule [sic; separating] area cannot be narrowed. As a method for reducing the buzz peak, the relaxing silicon oxide film is thinned, or the silicon nitride film is thickened. However, in any cases, a large stress is exerted on the semiconductor substrate in the LOCOS oxidizing process, and many crystal defects are generated, so that the element separating characteristic is deteriorated. Therefore, in the conventional LOCOS method, the above-mentioned buzz peak cannot be reduced while maintaining a favorable element separating characteristic. (Mechanism for solving the problems)

In order to solve the above-mentioned problems, in the present invention, the side surface and the surface of a polycrystalline silicon film having about the same thermal expansion coefficient as that of a semiconductor substrate (silicon) are covered with a silicon nitride film, and using the polycrystalline silicon film as an oxidizing mask, the area, which is not covered with the polycrystalline silicon film, is oxidized. Also, the semiconductor substrate of the area, which is not covered with the polycrystalline silicon film, is etched

to some degree, that is, at an amount corresponding to the thickness of about half of the thick LOCOS oxide film prior to the oxidation.

(Operation)

Since the polycrystalline silicon film with a thermal expansion coefficient equal to that of the silicon substrate is used as an oxidizing mask for the side wall silicon nitride film, the buzz peak is small, and elements with little defects can be separated. Also, since the semiconductor substrate is etched at a corresponding amount prior to the LOCOS oxidation, the level difference of the element separating area and the active area can be reduced.

(Application examples)

The application example of the present invention is shown in Figures 1(a)-(g). As shown in Figure 1(a), an insulating film 2 is laminated on a semiconductor substrate 1 such as silicon (Si). Needless to say, the semiconductor substrate 1 may also be semiconductor substrates other than silicon. For example, compound semiconductors such as gallium arsenic (GaAs) and indium phosphorus (InP) may also be used. Also, the insulating film 2 is generally a silicon oxide film, and it can be deposited by oxidizing method, chemical vapor deposition (CVD) method, or physical vapor deposition (PVD) method. The silicon oxide film 2 is also called a [illegible] (pad) oxide film and has a function of relaxing a stress being generated in the semiconductor substrate during a field oxidation of the postprocess. In the

selective oxidation (LOCOS) method, there is a tendency that the thicker the silicon oxide film 2, the longer the buzz peak. the contrary, the thinner the silicon oxide film, the shorter the buzz peak, however the defect density is increased in the semiconductor substrate. Next, a polycrystalline silicon film 3 is deposited on the silicon oxide film 2. A silicon nitride film 4 is further laminated on the polycrystalline silicon film 3. The polycrystalline silicon film 3 can be laminated by the CVD method or PVD method. In the CVD method, the polycrystalline silicon film 3 is formed by a chemical vapor deposition using a silane group gas (SimNn) such as silane gas (SiN4) or disilane gas (Si_2N_6) , or trisilane (Si_3N_8) . Also, the silicon nitride film 4 can be laminated by the CVD method or PVD method. In the CVD method, the silicon nitride film 4 is formed by a reaction of dichlorsilane gas (SiN₂Cl₂) and an ammonia gas (NH₃) or a reaction of a silane gas (SiN₄) and an ammonia gas (NH₃). Next, as shown in Figure 1(b), the above-mentioned silicon nitride film 4, polycrystalline silicon film 3, and silicon oxide film 2 are selectively etched using photoetching method, etc. words, the silicon nitride film 4, polycrystalline silicon film 3, and silicon oxide film 3 being an element separating area are removed by etching. The etching may be wet methods, however dry methods with little [illegible] etching are more preferable. Of the dry methods, in particular, a reactive ion etching (usually called a RIE) with a large anisotropy and a plasma etching (usually called a PPE) are preferable. In preparing a fine

pattern of 3 μ or less, the anisotropic etching is especially required. Also, since the silicon oxide film 2 is generally as thin as 500 Å or less, there is no special problem in etching using the wet method. The silicon nitride film 4, polycrystalline silicon film 3, and silicon oxide film may also be etched by separate etching apparatuses, and they may also be continuously etched using the same etching apparatus. The part, in which the silicon nitride film 4 and the polycrystalline silicon film 3 are removed by etching, will be an active area. Next, as shown in Figure 1(c), thin films such as silicon nitride film 4 are removed, and the semiconductor substrate of the part, to which the semiconductor substrate 1 such as silicon is exposed, is etched. The purpose of etching of the semiconductor substrate is to reduce the level difference of the active area and the element separating area being generated after the selective oxidation and to reduce defects in the semiconductor substrate. In etching the semiconductor substrate 1, needless to say, a mask material such as resist existing on the silicon nitride film 4 of the part to be an active area may be present.

However, in case a heat treatment process such as oxidation is adopted between Figures 1(b) and (c), the mask material such as resist must be removed. As the silicon etching method in Figure 1(c), there are wet methods and dry methods. In the wet methods, an etching solution for anisotropically etching the semiconductor substrate such as silicon is preferable. For example, the anisotropic etching is enabled by etching with an

alkali solution such as potassium hydroxide.

Also, in the dry methods, in particular, the RIE and PPE, which can be anisotropically etched, are used. The amount of semiconductor substrate such as silicon etched is an amount selected so that the active area and the element separating area are flat at a time of the selective oxidation. For example, in case the semiconductor substrate 1 is silicon, if the thickness of a field oxide film of the element separating area is 6000 Å, the amount of silicon substrate being etched is about 3000 Å.

Next, as shown in Figure 1(d), a second silicon nitride film 6 is laminated. The nitride film 6 can also be formed by the CVD method or PVD method similarly to the nitride film 4.

/4

Next, using a dry etching method (RIE, or PPE, or ion sealing, or sputtering etching method) with a strong anisotropy, the second silicon oxide film 6 is etched on the entire surface. At that time, the nitride film of the part being the element separating area is preferably completely removed by etching. The silicon nitride film 6 of the flat part is all etched by the anisotropic etching, however since the thickness of the silicon nitride film 6 of the side wall part of the polycrystalline silicon film 3 is thick, the silicon nitride film 6 remains as a spacer at the side wall of the polycrystalline silicon film 3. This pattern is shown in Figure 1(e).

Next, a thick oxide film 7 is deposited on the areas other than a certain part of the polycrystalline silicon film 3 covered

with the nitride film by oxidizing an oxidizing atmosphere as shown in Figure 1(f), however in the certain area of the polycrystalline silicon film covered with the nitride film, since the nitride film is an oxidizing mask, the oxide film is not deposited. In particular, the second nitride film 6 remaining as a spacer prevents the oxidation in the horizontal direction. Thus, the buzz peak, which is a horizontal oxidation, is extremely reduced. Then, the thin oxide film deposited on the nitride film during the oxidation, silicon nitride films 6 and 4, polycrystalline silicon film 3, and relaxing oxide film 2 are sequentially removed, and as shown in Figure 1(g), an active (element) area 8 and an element separating area 9 are formed. Thereafter, [illegible] elements such as transistor are formed in the active area 8, and an IC is prepared.

As shown in Figures 1(a)-(g), after the process shown in Figure 1(c), or the process shown in Figure 1(d), or the process shown in Figure 1(e), an ion implantation for preventing a field area inversion may also be carried out.

Since the polycrystalline silicon film 3 has the same composition as that of the silicon which is the semiconductor substrate, the physical properties are similar. During the selective oxidation shown in Figure 1(f), if the difference in the thermal expansion coefficient between the oxidizing mask and the substrate material is large, defects are apt to be generated in the semiconductor substrate, however in the present invention, since the polycrystalline silicon film is used as a main material

of the oxidizing mask, the calorie is small, and defects are difficult to be generated in the semiconductor substrate 1.

Also, owing to the side wall silicon nitride film, the horizontal oxidation is seldom caused, and an element separating area without a small buzz peak is formed. Furthermore, the relaxing silicon oxide film 2 can be more thinned, compared with conventional films, so that the reduction of the buzz peak can also be expected.

In an ordinary LOCOS method, the thickness of the relaxing silicon oxide film 2 is 500-1000 Å, however if the present invention is used, the thickness can be reduced to 30-1000 Å. Also, the thicker the thickness of the polycrystalline silicon film 3, the smaller the buzz peak, however 300-6000 Å is practically preferable. Also, the thickness of the silicon nitride film 4 may have a thickness that remains sufficiently even by an overetching of the silicon nitride film 6 and a thickness that the polycrystalline silicon film 3 is not oxidized during a field oxidation. Furthermore, the thicker the thickness of the silicon nitride film 6, the thicker the thickness of the side wall, and the buzz peak is reduced. However, 300-1000 Å is practically preferable. As an example, when the relaxing silicon oxide film 2, polycrystalline silicon film 3, silicon nitride film 6, the silicon etching with KOH, and field oxide film 7 are respectively deposited at 200 Å, 4000 Å, 1500 Å, 1500 Å, 3000 Å, and 6000 Å, the buzz peak is 0.2 μ or less, and the active area and the element separating area with almost the same pattern size

can be formed. Also, the level difference of the active area and the element separating area is 500 Å or less, and a favorable flatness is also obtained. Furthermore, at that time, the defect density is very small, and about the same favorable element separating characteristic as that of the conventional LOCOS method is exhibited.

(Effects of the invention)

As explained above, according to the present invention, a favorable element separation with little defects and a very small buzz peak can be realized by a selective oxidation using a polycrystalline silicon film, whose surface and side wall are covered with a silicon nitride film, as an oxidizing mask.

4. Brief description of the figures

Figures 1(a)-(g) are cross sections showing the process sequence of the manufacturing method of the present invention. Figures 2(a)-(d) are cross section showing the process sequence of a conventional manufacturing method.

- 1, 11 Semiconductor substrates
- 2, 12 Silicon oxide films

<u>/5</u>

- 3 Polycrystalline silicon film
- 4, 13 (First) silicon nitride films
- 6 (Second) silicon nitride film
- 7, 15 Silicon oxide films (field oxide film)

- 14 Resist
- 8, 17 Active areas
- 9, 16 Element separating areas


Keys to Figures 1 and 2:


Figure 1: Cross sections showing the process sequence of the manufacturing method of the present invention

- (a)
- 1 Semiconductor substrate
- 2 Silicon oxide film
- 3 Polycrystalline silicon film
- 4 Silicon nitride film
- (c)
- A. Silicon etching
- (d)
- 6 Silicon nitride film
- (f)
- 7 Silicon oxide film
- 8 Active area
- 9 Element separating area

Figure 2: Cross sections showing the process sequence of a conventional manufacturing method

特開昭63-271956(5)





节2回

applicant s wp

d all 26 MAR 92 15:54:15

U.S. Patent & Trademark Office

PØØ19

63-271956

Nov. 9, 1988

17: 1 of 1

FORMATION OF ELEMENT ISOLATION OF SEMICONDUCTOR DEVICE

INVENTOR: TAKASHI HOSAKA

ASSIGNEE: SEIKO INSTR & ELECTRONICS LTD

APPL NO: 62-165372

DATE FILED: Apr. 28, 1987 PATENT ABSTRACTS OF JAPAN

ABS GRP NO: E723

ABS VOL NO: Vol. 13, No. 97
ABS PUB DATE: Mar. 7, 1989
INT-CL: H01L 21*76; H01L 21*94

ABSTRACT:

25:548192 15:54:23

U.S. Fatent & Trademark Office

F:0020

63-271956

Nov. 9, 1988

L7: 1 of 1

FORMATION OF ELEMENT ISOLATION OF SEMICONDUCTOR DEVICE

PURPOSE:To realize element isolation excellent in characteristics by a method wherein a polycrystalline silicon film covered by a silicon nitride film on its surface and sides serves as a mask in a selective oxidation process.

CONSTITUTION:A silicon oxide film 2. polycrystalline silicon film 3, and silicon nitride film 4 are formed on a silicon semiconductor substrate 1, and are locally subjected to selective etching, together with the silicon semiconductor substrate 1, for an element isolating region 9 to be created in a later process. A silicon nitride film 6 is formed and then removed by anisotropic etching, with a portion thereof retained on the sides and top of the polycrystalline silicon film 3. The polycrystalline silicon film 3 covered by a silicon nitride film 6 serves as a mask in a process for the 26 MAR 92 15:54:35

U.S. Fatent & Trademark Office

P0021

63-271956 Nov. 9, 1988 L7: 1 of 1 FORMATION OF ELEMENT ISOLATION OF SEMICONDUCTOR DEVICE

oxidation of the region free of the polycrystalline silicon film 3 into an element isolating region 9. Isolation realizes containing less defects.



⑩日本国特許庁(JP)

の特許出 間公開

@公開特許公報(A)

昭63-271956

@Int_Cl_4

趋别記号

庁内整理番号

母公開 昭和63年(1988)11月9日

H 01 L 21/76 21/94 N-7131-5F 6708-5F

審査請求 未請求 発明の数 1 (全5頁)

❷発明の名称

半導体装置の素子分離形成方法

②特 頭 昭62-105372

会出 頭 昭62(1987)4月28日

の発明者 保 坂

俊 東京都江東区亀戸6丁目31番1号 セイコー電子工業株式

会社内

の出 願 人 セイコー電子工業株式

東京都江東区亀戸6丁目31番1号

会社

②代理人 弁理士 最上 務 外1名

明 福 書

1. 発明の名称

半導体装置の素子分離形成方法

2. 特許請求の問題

シリコン酸と前記過程数とを順次放去する率により、酸化酸で被れた領域と酸化酸のない領域を形成する工程と、を含む率を特徴とする半退体装置の第子分離形成方法。

四半導体はシリコンである事を特徴とする特許 請求の範囲第1項記載の半導体装置の業子分離形 成方法。

四半年休克団に形成する絶縁膜30~1000人のシリコン数化膜である事を特徴とする特許請求の範囲第1項記載の半年休装置の素子分離形成方法。

40多結晶シリコン酸は300~6000人の酸原を有する事を特徴とする特許請求の範囲第1項記載の 車率体装置の素子分類形成方法。

四第1のシリコン實化膜の厚みは300~2000人である事を特徴とする特許請求の範囲第1項記載 半選体装置の電子分配形成方法。

田東2のシリコン宮化費の厚みは300~3000人である事を特徴とする 許請求の範囲第1項記録の丰業体装置の素子分離形成方法。

3. 発明の評額な説明

(应業上の利用分野)

この発明は、宇導体装置の素子分離形成方法に 関する。

(発明の概要)

この免明は、パーズピークが小さく欠陥の少ない素子分離形成方法に関するもので、半導体支援にぼい酸化膜を形成した後、多結晶シリコン膜を成長させ、さらにシリコン変化膜を積着させる。 次に存来案子分離領域となる部分のシリコン変化 膜、多結晶シリコン膜、シリコン酸化膜および半導体基板を選択的にエッチングする。

次に、シリコン宣化膜を積着し、反応性ドライ エッチング等の異方性エッチング法を用い、この シリコン宣化膜を異方性エッチングし、多結晶シ リコン膜の例数と上部とにシリコン宣化膜を摂し、

ッチングする。さらに第2回にに示す様に酸化を 行うとシリコン変化膜のない領域は酸化され厚い 素子分離用の酸化膜15が形成され、一方シリコン 変化膜13で被れていない領域は殆ど酸化されない。 次に第2回値に示す様にシリコン変化膜および緩 街用シリコン酸化膜を順次エッチング除去する事 により、電子分離領域16と活性領域17が完成する。 この後、活性領域17には半導体電子が形成される。 (発明が解決しようとする問題点)

 他の領域 シリコン宮化数を完全に除去する。このシリコン宮化数で被れた多結品シリコン数をマスクにして、多結品シリコン数のない領域を数化し素子分離領域を形成する。次に活性領域となる部分に存在する宮化数、多結品シリコン数および酸化数を順次除去する。

以上により厚い酸化酸で被れた素子分類領域と 半導体変菌が解出している哲性領域が形成される。 この後、哲性領域には半導体素子が作成される。 (従来の技術)

半年体業子の素子分離とて従来から選択酸化法(10005法)が使用されている。この10005法は次の様なものである。第2回(4)に示す様にシリコンなどの半導体表面11を酸化し選択酸化時に発生する応力を要和するための製売用シリコン酸化膜12を形成し、さらに選択酸化時の酸化マスク用材料としてのシリコン窒化膜13をCV D 法にて根層する。次に第2回(4)に形成し、このレジス14を可入としてシリコン窒化膜13をエのレジス14をマスクとしてシリコン窒化膜13をエ

しまい、煮子、分配特性を劣化させる。従って良好な素子分配特性を保持しながら、上記のパーズ・ピークを小さくする事は、従来のLOCOS法を用いて不可能である。

(問題点を解決するための手段)

上記問題点を解決するためにこの発明は、半導体基板(シリコン)と問程度の無難模様数を持つ多結品シリコン酸の側面と表面をシリコン変化酸で被い、この多結品シリコン酸を酸化マスクとして、多結品シリコン酸で被れていない領域を酸化する。また、多結品シリコン酸で被れていない領域を酸化する。また、多結晶シリコン酸で被れていない領域の半導体基板を酸化的に、ある程度つまり厚いしてOCOS酸化酸の概ね半分の厚みに相当する量をエッチングしておく。

(作用)

シリコン基板と無事要係数の等しい多結品シリコン酸を模型シリコン窒化膜を酸化マスクとして 使用しているから、パーズ・ピークが小さく欠陥 の少ない素子分離が可能となる。またLOCOS 酸化病に半導体基板を視当量エッチングしている

ş

ため、電子分離領域と否性領域の段差を小さくする事ができる。

(実施例)

<u>.</u>

本発明の実施例を第1四回~回に示す。第1四 (a)に示す様にシリコン(SI)などの半単体基板1の 上に比様膜でを接着する。この半導体器板しはも ちろんシリコン以外の半再体基板でもよい。例え ば、低化ガリウム(GaAs)インジウムリン(l。P)等 の化合物半導体でもよい。また路経験では一般に はシリコン酸化酸であり、酸化法でも化学気相成 長(CVD)法でも物理成長法(PVD)でも成 長できる。このシリコン酸化酸2は幾衡(パッド) 酸化酸とも言われ、後工程のフィールド酸化の時 に半点体を嵌中に決発する応力を規和する働きを 持っている。選択酸化(LOCOS)法において このシリコン故化腹2が厚いほどパーズピークは 長くなる傾向にある。逆にシリコン酸化酸2が度 いほどパーズピークは知くなるが、一方で半導体 差板中に欠陥密度が多くなる。次にシリコン酸化 験2の上に多格品シリコン験3を収長させる。こ

の多結晶シリコン数3の上にさらにシリコン登化 膜(を積着する。多結晶シリコン脱3はCVD法 でもPVD法でも程度する事ができる。CVD法 の場合多格品シリコン設るはシランガス(SIEa)ま たはジシランガス(Siate)またはトリシラン(Siate) 等のシラン系ガス(Sialia) を用いた化学気相成長 で形成される。またシリコン変化験(もCVD法 でもPVD法でも積着する事ができる。CVD法 の場合、シリコン室化製4はジクロルシランガス (Sila,Cila)とアンモニアガス(NEa)との反応により、 またはシランガス(SIEa)とアンモニアガス(REs) との反応により形成される。次に第1図Mに示す 後に、上記のシリコン変化関もと多結器シリコン 課3とシリコン酸化製2を写真食剤法等の方法を 用いて選択的にエッチング除去する。すなわち、 素子分離領域となる部分のシリコン変化験もおよ び多枯長シリコン酸3およびシリコン酸化酸2を エッチング放去する。このエッチングは選式法で も良いがサイドエッチングの少ない乾式法がより 良い。乾式法の中で特に異方性の大きい反応性イ

オンエッチング(進称RIE) やプラズマエッチ ング(連称PPB)が好ましい。33クロン以下 の数据なパターンを作成するにはこの男方性エッ チングがやに必要となる。また、シリコン酸化酸 2 は一般には50 0 人以下と違いので漢式法でエッ チングしても特に問題はない。シリコン変化膜も と多功品シリコン教3とシリコン酸化酸2とを別 々のエッチング装置でエッチングしても良いし、 耳一のエッチング装置を用いて連続的にエッチン グしても良い。シリコン変化酸もと多粧蟲シリコ ン脱るをエッチング除去しない部分は得来活性質 娘となる。次に第1回にに示す様にシリコン宣化 設し等の消波が除去され、シリコン等の半導体基 板1の露出した部分の半導体基板をエッテングす る。この半海体基板のエッチングの目的は選択酸 化を行った後に発生する活性領域と素子分解領域 との段度を小さくする事とパーズピークを少なく する事および半昇体茨氏中の欠陥を伝統する事で **ある。この半導体基板1のエッチングに限し、活** 性領域となるべき部分のシリコン変化額4の上に

存在するレジスト等のマスク材料はあっても良い 事はもちろんである。

ただ、第1回(2)と(4)との間に酸化等の熱処理工程が入る場合はレジスト等のマスク材料は酸去されればならない。第1回(4)におけるシリコンエッチングの方法として、選式法と乾式法がある。選式法の場合、シリコン等の半準体基級を異方的にエッチングするエッチング液が望ましい。たとえば、水酸化カリウム等のアルカリ液でエッチングする率により異方的にエッチングできる。

また、乾式法の場合、特に異方性エッチング可 能なR【日やPP日が用いられる。シリコン等の 半球体基版1をエッチングする量は、存来選択数 化した時に活性領域と素子分離領域とが平坦になる 特に選ばれた量である。例えは半球体基級1が シリコンの場合、素子分離領域のフィールド酸化 酸の厚みが6000人ならば、シリコン基板をエッチ ングする量は約3000人となる。

次に第1回回に示す様に、第2のシリコン変化 数6を根据する。この変化数6も変化数4と同様 次に放化学団気の中で放化を行うと第1回(f)に 示す機に、変化膜で被れた多結器シリコン膜3が ある部分以外の領域には厚い酸化膜7が成長する が、変化膜で被れた多結器シリコン膜のある領域 は変化膜が酸化マスクとなる為、酸化膜は成長し ない。特にスペーサーとして残っている第2の変 化膜6は核方向への酸化を防止する。これにより

殿のために枝方向酸化は殆ど起こらず、パーズピークで小さい素子分類が形成される。さらに質衝用シリコン酸化膜でも従来より深くする事ができ、これによるパーズピークの減少も期待できる。

遺常のLOCOS法では護術用シリコン酸化腺 2の尽みは500~1000人であるが、本発明を用い ると30~1000人の尽みにできる。また多結馬シリ コン親3の厚みは厚いほどパーズピークが小さく なるが、実用上30.0~6000人が好ましい。またシ リコン官化頭 4 の尿みはシリコン官化膜 6 のオー パーエッチングしても充分残っているだけの厚み とかつフィールド酸化時に多結長シリコン酸3か 政化しないだけの尽みとを有していればよい。さ らにシリコン変化観 6 の序みも序いほど何壁の序 みも尽くなりパーズピークを小さくする。しかし 実用的には300~3000人が好ましい。一例として、 政衛用シリコン酸化膜2を200人。多結晶シリコ ン蔵 3 を4000人。シリコン宜化表 4 を1500人。シ リコン宜化膜 6 を1500人。シリコンエッチングを K O H で3000人行い、フィールド酸化酸 7 を6000

模方向酸化であるパーズピークは非常に小さくなる。その後、酸化時に窒化酸上に薄く成長した酸化酸、シリコン変化膜 6 および 4 、多結器シリコン膜 3 および護衛用酸化膜 2 を環次除去し、第1 図(6)に示す機に活性(素子)環域 8 と素子分配領域 9 が形成される。その後、活性領域 8 にはトランジスタなどの能動業子が形成され、1 C が作成される。

第1回回~(10に示さなかったが、第1回(4)で示す工程または第1回(4)で示す工程または第1回(4)で示す工程を放けましたは第1回(4)で示す工程の接にフィールド領域反転防止用のイオン性人を行ってもよい。

多結晶シリコン阿3は半導体基板であるシリコンと同一の組成である為、制度的性質が無似でする。第1回IIIに示す選択酸化の時に、酸化マスク材料と基板材料の熱態操係数が大きく異なると半導体基板内に欠陥が誘起されやすくなるが、本発明では酸化マスクの主材料に多結晶シリコン酸を用いている為、熱亞が小さく半導体基板1つ食化

人成長させた時のパーズピークは0.2月以下となり、ほぼパターン寸法通りの活性領域と素子分離領域ができる。また活性領域と素子分離領域の段差は500人以下となり良好な平坦性も得られている。さらにこの時の欠限密度も非常に小さく、従来のLOCOS法と同程度の良好な素子分類特性を示した。

【発明の効果】

この発明は以上説明したように、シリコン変化 限で実質および閲覧を終れた多結器シリコン既を 飲化マスクとして選択酸化する率により、欠陥も 少なく、パーズピークも非常に小さい良好な太子 分類を実現できる。


4. 図園の簡単な技術


第1回(a)~(4)はこの発明の製造方法の工程順を 示す新団団、第2回(a)~(a)は従来の製造方法の工程順を示す新団関である。

- 1.11・・・半導体落板
- 2,12・・・シリコン酸化铍

時間昭63-271956(5)

移1回





従来の未子分散が法の工程性を未ず的面回 帯 2 回